Abstract-InP-based pin-HEMT receiver-OEIC's with different circuit layouts for bit rates up to 10 Gbls are simulated, realized and characterized. The circuits under investigation are a high impedance amplifier, a common-gate circuit, and a transimpedance-cascode circuit. The high frequency behavior of all circuits is compared by means of on wafer-characterization. All circuits show a bandwidth of more than 5 GHz, the transimpedance circuit has the highest responsivity (12.9 dB A/") and a very low average noise current of 11.5 PA/& when assembled in a module. The receiver sensitivity of the transimpedance circuit in the module is measured to be as high as -19.2 dBm.
I. INTRODUCTION HE INCREASING number of advanced transmission
T systems leads to an increased demand for high speed ( 2 10 Gb/s) photodetectors. There are a couple of different solutions for optoelectronic receivers under discussion. The key issue is the (pre-)amplification of the signal or bit-stream with low additional noise. The amplification can be done optically by an erbium-doped fiber amplifier (,EDFA) or a semiconductor optical amplifier (SOA) [ I] . An other approach is to amplify the signal within the photodetector by means of an avalanche photodiode (APD) (e.&. [Z] . [3] ). Electronic amplification of the electrical output of the detector can be done e.g. by amplifiers based on silicon [41 preferably with a flip-chip bonded InP-based pin-diode or InP-electronics monolithically integrated with a pin-diode.
In this paper we focus on monolithically integrated optoelectronic receivers on InP. The most promising approaches include the pin-diode as a photodetector and either a heterojunction bipolar transistor (HBT) IS] or a high electron mobility transistor (HEMT) (e.g. 161, [ 7 ] ) as amplifying devices. We prefer the latter one, because of its excellent noise properties [8].
DEVICE FABRICATION
The main goal is to achieve compatibility of the fabrication process for the pin-diode as a photonic device with the monolithic microwave integrated circuit (MMIC) technologies needed for the realization of' the electronic HEMT-amplifier (Fig. I ). With respect to the quantum efficiency of the detector Schematical cross section of a pin-HEMT receiver-OEIC monoliththe absorption layer has a minimum layer thickness of 2 bm and the lateral dimensions are typically tens of microns. On the other hand the HEMT-layer sequence has a total layer thickness of only fractions of one micron. In addition the HEMT has lateral dimensions of one micron or even below thus requiring a planar surface for the optical lithography. The technological realization is based on a two step epitaxy on structured substrates similiar to [9] , [ 101, leading to a quasiplanar alignment of the surfaces of HEMT and photodiode.
The process starts with the growth of the HEMT layers by low pressure metal-organic vapor phase epitaxy (LP-MOVPE). Special attention was paid to the reduction of the oxygen background concentration by optimizing all growth parameters as e.g. tcniperature, pressure and 111-V-ratio. By varying the 111-V-ratio the oxygen concentration changes for more than two orders of magnitude. The lowest value we achieved is 1 -2 * IO" cm-' measured by secondary ion mass spectroscopy (SIMS). Values measured with the same SIMSequipment on commercially available wafers, which were grown either by molecular beam epitaxy (three suppliers) or MOVPE (one supplier), are in the same order of magnitude or higher. The layer sequence for the HEMT's consists of a 10 nm undoped InGaAs cap layer, a 20 nm undoped InAlAs Schottky barrier layer, a IS nm rr-doped InAlAs dopant layer ( N D = 3.8 * 10'8cmp')). a 3 nm undoped InAlAs spacer, a 30 nm undoped InGaAs channel, and an undoped InAIAshP buffer on semi-insulating InP. Typical mobilities in the twodimensional electron gas (2DEG) are -10000 and -40000 cm2/Vs at 300 and 77 K. respectively.
After etching of recesses into the HEMT-layers and into the substrate the pin-layers are grown by LP-MOVPE , also (Fig. 1 , sce [ 1 1 I for more details). The depth of the recesses has to bc adjusted to the thickness of the pin-layer stack. Typical background doping levels at 300 and 77 K in InP and InGaAs are <5 * I O l 4 cm-3 and cm-3, respectively, while the mobilities exceed 200000 and 90000 cm2/Vs at 77 K. The layer structure for the front illuminated pin-diode consists of an n--doped InP cap layer, an undoped ternary absorption layer, and an ,n+-doped InP layer. Zn-or Cddiffusion with Si02 as a diffusion mask is used to define the p+-region.
The detector layers are etched outside the pin-area to open the HEMT layers. AuZnfTitPtIAu-based p-contacts are deposited directly on the p-diffused area, while the n-contacts (AuSn/Ti/Pt/Au) are formed on the ternary absorption layer. Both contacts are alloyed in one step using rapid thermal annealing (RTA), typical specific contact resistances are in the range of IOw5 R cm2 for the p-contact and SI cm2 for the n-contact. A mesa is etched outside the n-contacts down to the semi-insulating substrate in order to minimize parasitic pad and metallization capacitances. The dark current of devices with 45 pm diameter and a 30 pm diameter optical window is about 10 nA (Fig. 2) . The series resistance of the device is below 15 11 and the capacitance at a reverse voltage of 5 V is about 200 fF.
HEMT's, resistors and level shifter diodes are fabricated simultanously using the HEMT-layers, metal-insulator-metal structures (MIM) are used as capacitors. The process sequence is as follows. First the mesa is etched down to the InP buffer layer using wet chemical etching, mesa side wall etching is done using a selective etchant [ 121. Then the lower metallization for the MIM capacitors (Ti/Pt/Au/Ti) and the ohmic contacts (AuSn/Ti/Pt/Au) for the HEMT's, resistors and level shifter diodes are deposited and alloyed by RTA. Typical contact resistances are below 0.5 R mm. Si02 is used as dielectricum for the capacitors. In order to reduce the number of process steps this layer is used as antireflective coating for the pin-diode, too. Gate lithography is performed optically to realize the 1 pm gates and the Schottky-contacts for the level shifter diodes, gate recess is done in a two step wet chemical etch process using a combination of selective and non-selective etchants. Gate metallization is Ti/Pt/Au. Polyimide is used to insulate the second metallization and is structured by reactive ion etching to open the contact holes. The second metallization serves as top electrode of the MIM-capacitors, as connection between the devices, and as bondpad-metallization. A typical output characteristic of a discrete monitor HEMT on OEIC-wafers with a gate-length of 1 pm is shown in Fig. 3 , the extrinsic transconductance exceeds 300 mS/mm, the corresponding extrinsic transit frequency measured onwafer is higher than 30 GHz. Despite the additional epitaxial process the integrated HEMT's show almost no degradation in the high frequency behavior compared to single devices on HEMT wafers (Fig. 4 ). Gate leakage current in the bias point with maximum transconductance is well below 10 PA. The insulation resistance of the capacitors is better than 500 kR at a total capacitance of 7 pF.
The circuit simulation is performed using HSPICE [13] . In order to overcome limitations by existing device simulators we have implemented a table model into HSPICE. The DC Characteristic of the HEMT's is incorporated via a twodimensional table of measured working points. The high frequency properties are simulated using a table of frequencyindependent small signal equivalent circuit elements [ 141 for each dc working point, too. The noise behavior is described using an additional noise current source in the standard small The main results of the simulation are:
The high impedance circuit integrates only 3 devices, but it shows a rather high noise level (-24 PA/&).
The common-gate circuit appears to be a good compromise between noise performance (-15 p A I 6 ) and circuit complexity (8 devices). The transimpedance circuit has the lowest load resistors of 60 0: GO), feedback and level shifter diodes (named TI).
noise level and therefore the highest sensitivity, it combines 21 devices. The two latter circuits need on wafer blocking capacitors for critical DC-voltages to avoid instabilities.
ON-WAFER CHARACTERIZATION
The high-frequency characteristics of these realized optoelectronic circuits are measured using on-wafer probing technique. A network analyzer modulates the 1300 nm calibrated laser source of a lightwave testset. A lightwave probe with a single-mode lensed fiber is used to illuminate the pin-photodiodes of the OEIC's. The diverse DC biases are provided to the circuits by coplanar multiple-power probe tips. A coplanar probe tip is used to detect the electrical response on-wafer. To characterize the optoelectronic devices is necessary to achieve the observed bandwidth of 6.1 GHz.
The small-signal response of the common-gate circuit GO with source follower can be seen in Fig. 8 , too. The trace is very smooth without any reflective effects and reveals a 3 dB bandwidth of 6.8 GHz. The responsivity of 5 dB A/W (1.78 A N ) is slightly higher compared to the high impedance OEIC.
The transimpedance-cascode circuit TI attains the highest responsivity of 12.9 dB A/W (4.41 A N ) . Taking into account the responsivity of the pin-photodiode (-1.3 dB A/W) an electrical gain of 14.2 dB is found for the circuit in the 50 (2 system. This means, the transimpedance of the electrical part of the circuit is 260 [ I . which corresponds well to the value of the feedback resistor of 300 fl. The trace shows a 3 dB-bandwidth of more than 5.5 GHz and no excessive peaking. The measurement of the electrical output reflection S22 not only determines the quality of the output matching to the measurement system, but also gives evidence for possible instabilities. The magnitude of the electrical output reflection lS2zl of all three OEIC's in the same operating point of Fig. 8 is depicted in Fig. 9 . As can be observed, the high impedance circuit HI is highly reflective showing values in the order of only -1 dB for the magnitude of the output see Fig. 5 ), IS22 I > 1 is observed in the vicinity of the responsivity peak, which means, the circuit operates non-stable. The common-gate circuit G O using a source follower achieves a very good matching to the 50 R measurement system of better than -12 dB in the whole frequency range. This explains the very smooth transfer function without reflective effects observed for the GO circuit in Fig. 8 . The noise properties of the circuits are investigated onwafer, too 1161. Without any optical input signal the output noise current is measured using a broadband low-noise amplifier (as the second amplification stage) and a spectrum analyzer. The equivalent input noise current density is calculated using the gain of the OEIC as the device under test (gain 1: cf. Fig. 8 ) as well as the second amplification stage (gain 2 z 34.5 dB, noise figure NF 2 z 2 dB). In Fig. IO the equivalent input noise current densities of all three types of OEIC's of Fig. 8 are shown in the bandwidth of the devices. It is obvious, that the transimpedance-cascode circuit TI reveals the lowest equivalent input noise current density whereas the high impedance circuit HI with a load resistance of Rl = 60 ( 1 shows the highest noise. The common-gate circuit with source follower GO indeed is a good compromise between noise performance and circuit complexity. Again, the trace of the common-gate circuit GO is clearly smoother than all other traces due to the good output matching of its source follower. The total medium noise current densities of all three OEIC's (HI, GO, and TI) up to 5 GHz are 31, 20, and 13.5 PA/&, respectivcly. The transimpedance circuit shows values down to 1 1 PA/& in the frequency range of 1-2 GHz. To demonstrate the capability for I O Gb/s operation of the OEIC's a digital modulation experiment with the transimpedance circuit, which shows the best noise performance and therefore promises the highest receiver sensitivity, is performed on-wafer, too. A pattern generator modulates a I .55-pm wavelength DFB-MQW-laser module (Alcatel SEL) with a 10 Gb/s nonretum-to-zero (NRZ) pseudo-random bit Again the optical signal is coupled by the lensed-fiber to the OEIC and the electrical response is detected using a G-S-G wafer probe tip and analyzed by a sampling oscilloscope generating an eye-diagram. As can be seen in Fig. 1 I the eye is clearly open at 10 Gb/s (persistance was infinite), which corresponds very well to the measured bandwidth. Optical input power is -11.2 dBm, lower power would have made post amplification necessary due to the sensitivity and noise level of the sampling oscilloscope.
TV. SYSTEM SENSITIVITY OF THE MODULE
The transimpedance-cascode circuit TI is prepared for the investigation of the receiver sensitivity in a system transmission experiment. For that purpose chips are assembled into modules based on commercially available MMIC carriers. A mirror lens is used for fiber-chip coupling. With this flat module design, fiber and electronic feedthroughs lie in parallel to the electronic motherboard which facilitates very high speed operation at compact design. Fig. 12 shows the module with opened cover plate to allow a view on the block with the mirror lens.
To characterize the high speed and noise properties the transimpedance-cascode module TI is mounted into a microstrip test-bed with SMA-connectors to the electronic periphery. As can be seen in Fig. 13 there is no deterioration Measured transfer function and equivalent input noise current of the frequency response and the noise behavior observed after packaging compared to the on-wafer test. The 3-dB bandwidth is about 6 GHz, the frequency response is very flat with less than 2 dB peaking, and the responsivity at low frequencies is as high as 12. The total average input noise current density in the bandwidth of the module is 11.5 PA/&. This is the lowest value for 10 Gb/s monolithically integrated InP-based OEIC's reported up to now.
To determine the receiver sensitivity of the transimpedancecascode module TI a IO Gb/s system experiment is performed using the unshielded microstrip testbed. The optical output of a directly modulated 1.55 pm MQW-DFB-laser is fed into the connectorized fiber pigtail of the module. The electrical output of the module is connected via the testbed and a DCblock capacitor to the input of a pre-and main-amplifier of the transmission system with clock recovery and decision circuit. A pattern generator is used to generate NRZ PRBS to perform the direct modulation of the laser. For a bit error ratio (BER) of IOpg and a sequence length of 2'-I a system sensitivity of -17 dBm is measured (see Fig. 14) . This system sensitivity includes a penalty of 2.26 dB originating from the extinction ratio of the laser modulation, which is determined to be 3.9 : 1 using a simple "10"-pattern. Taking into account this penalty the receiver sensitivity is as good as -19.2 dRm, which is the highest sensitivity reported up to now for monolithically integrated 10 Gb/s pin-HEMT OEIC's. The dynamic range of the module is determined, too. As can be seen in Fig. 14 , the bit error ratio is rapidly increasing when the optical input power exceeds approximately -6 dBm. This means that the dynamic range at a BER of is at least 11.6 dB. By variation of one DC-bias ot' the transimpedance-cascode circuit it is possible to improve the dynamic range slightly.
We have simulated, realized and characterized three different pin-HEMT receiver-OEIC's. All circuits were measured on-wafer and show a 3 dB-bandwidth well above 5 GHz. The transimpedance-cascode circuit has the highest gain (12.9 dB (A/W)) and the lowest input noise level (13.5 PA/&).
The transimpedance-cascode circuit was mounted into a module without any degradation of the circuit performance in terms of gain, bandwidth and noise behavior; the input noise level is further reduced to an average value of 11.5 p N a . The receiver sensitivity of the module was measured to be -19.2 dBm at 10 Gb/s with a dynamic range of at least I I dB. 
